Top-down design for 32-bit RISC core

Xu Zhongyou, Liu Honaxin, Chou Changsheng, Yang Xiaoli, Dai Lu, XU Jing-jing, Chi Li · 2002

This paper is to introduce the 32-bit RISC IU chip LC47811. It was designed and fabricated in China last year. It is designed as the core of embedded microcontrollers for future applications. The design of RISC chip started at RTL level with Top-Down methodology in June 1995, we generated the gate-level net-list by logic synthesis and complete the layout by automatic place and route on COMPASS in Sept. 1995. We finished all design, process, wafer test, bonding, packaging and final test in China by May 1996. This design is proved successful for the first time.

Read the paper · More papers on PaperTik