A Systolic Array for Implementing LRU Replacement
Jeff P. Grossman · 2002
Increasing the associativity of a cache reduces both the miss rate and the power consumption. It also makes LRU replacement more difficult to implement. We present a simple systolic array that can be used to implement LRU replacement in arbitrarily associative caches.