Bringing test to design: testing in the designer's event based environment
Rochit Rajsuman · 2003
In this paper, we present a new tester that works in the IC designer's simulation environment instead of traditional ATE test environment. The tester uses IC simulation data from a Verilog or VHDL simulator in the vcd format. The basic tester architecture and its operation are described.