Architectural trade-offs in dynamically reconfigurable processors
Rolf Enzler · Repository for Publications and Research Data (ETH Zurich) · 2004
This dissertation deals with the design and evaluation of dynamically reconfigurable processor architectures targeting the embedded computing domain.The main objective is the investigation of the architectural trade-offs involved in terms of computational performance and chip area.