Model-based I/sub DDQ/ pass/fail limit setting
T. Aruna Unni, D.M.H. Walker · 2002
This paper describes several methods for setting LDDQ pass/fail limits using cell-based process, circuit and logic simulation. We demonstrate trade-offs in accuracy and model building effort on the ISCAS85 circuits.