A universal march pattern generator for testing embedded memory cores
Weilun Wang, Kuen-Jong Lee, Jhing-Fa Wang · 2003
In this paper we present a systematic procedure to integrate multiple march algorithms into a universal embedded test pattern generator to test the various kinds of memory cores in a system-on-a-chip. With a low hardware overhead, a satisfied high fault coverage can be achieved by using the proposed test pattern generator.