Automated synthesis and verification of configurable DRAM blocks for ASIC's
M. Pakkurti, A. G. Eldin, Subhash C. Kwatra, Mohsin M. Jamali · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · 1993
A highly flexible embedded DRAM compiler is developed which can generate DRAM blocks in the range of 256 bits to 256 Kbits. The compiler is capable of automatically verifying the functionality of the generated DRAM modules. The fully automated verification capability is a key feature that ensures the reliability of the generated blocks. The compiler's architecture, algorithms, verification techniques and the implementation methodology are presented.