The failure risk analysis of digital circuits

Alexander N. Pchelintsev · arXiv (Cornell University) · 2013

To analyze the failure risk of asynchronous digital circuits the time-parameter is introduced into the Boolean algebra replacing the arithmetic operations by logical operations. There considered an example of construction of signals passing through the logical elements, using the described below mathematical apparatus.

Read the paper · More papers on PaperTik