Advantages RTL partial scan synthesis

B.S. Greene, Samiha Mourad · 2003

This paper presents an efficient algorithm for selecting flip-flops for partial scan design. Compared to gate-level techniques, our results indicate that selecting registers on the register-transfer level (RTL) guarantees excellent fault coverage without incurring high hardware overhead.

Read the paper · More papers on PaperTik