A bipolar 32b processor chip

F. Buckley, S. Chen, J. Hilse, Malcolm Homan, G. Machol, L. Pereira, J. Terry, G. Watanabe · 1986

The architecture, circuitry, packaging and design of a 14×16mm 32b CPU chip dissipating 16W will be described. The chip, which has been built in a 2μm bipolar process with 8-level cascode ECL circuitry, executes a mainframe instruction set.

Read the paper · More papers on PaperTik