Power-balanced asynchronous logic
Julian P. Murphy, Alex Yakovlev · 2006
The susceptibility of cryptographic devices to power analysis has proved to be a significant security risk, and is becoming increasingly mainstream stemming from the make-up of all devices - CMOS logic. This paper proposes using asynchronous logic, enhanced to be power-balanced, to design devices resistant to power analysis.