Principles of Verifiable RTL Design
Kluwer Academic Publishers eBooks · 2002
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that