Symbolic analysis for fault detection in switch-level circuits

Lluís Ribas-Xirgo, F. Carrabina Bordoll · 2002

In CMOS logic circuits, stuck-on and bridging faults are of special importance. This paper presents the theoretical foundations of a symbolic method to detect their presence and, implicitly, offer a test vector to sensitize the fault being therefore measurable through IDDQ techniques.

Read the paper · More papers on PaperTik