Synthesis of address generators
Douglas M. Grant, Peter B. Denyer, Iain William Finlay · 2003
An approach is described for addressing generation hardware synthesis. The authors present algorithms and tools that describe the hardware between a binary counter and the address port of a block of memory, which is accessed in some repetitive pattern. These tools match results produced manually for examples taken from a VLSI image processing application.>