Un flot de conception pour applications de traitement du signal systématique implémentées sur FPGA à base d'Ingénierie Dirigée par les Modèles
Sébastien Le Beux · HAL (Le Centre pour la Communication Scientifique Directe) · 2007
This PhD thesis presents a design flow for intensive signal processing applications, which are implemented on FPGA. This flow is based on Model Driven Engineering (MDE) and the specification of applications is done in UML. The first contribution of this thesis is a metamodel, which identifies the concepts manipulated at the RTL level. These concepts are extracted from customized hardware implementations of massively parallel applications. The metamodel also take into account the FPGA characteristics and identify different abstraction levels of the FPGAs. These abstraction levels allow refining the hardware implementations. The second contribution is a design flow, which transform applications modeled at high abstraction level model (in UML) into RTL models. According to the FPGA resources allocated, a process optimizes the hardware implementation thanks to loop transformations. From a UML model, a VHDL code is automatically generated. The code is simulable and synthetizable on FPGA. The design flow has been successfully used in safety transport for the development of an anti-collision radar system.