Coding Style: Best‐Known Method for Synthesis
Weng Fook Lee · 2003
This chapter contains sections titled: Naming Convention Design Partitioning Clock Reset Timing Loop Blocking and Nonblocking Statement Sensitivity List Verilog Operators Latch Inference Memory Array State Machine Design