Appendix C: Tutorial on the Use of Verilog HDL to Simulate a Finite‐State Machine Design
Peter Minns, Ian Elliott · 2008
This appendix contains sections titled: Introduction The Single Pulse with Memory Synchronous Finite-State Machine Design: Using Verilog HDL to Simulate Test-Bench Module and its Purpose Using SynaptiCAD's VeriLogger Extreme Simulator Summary