Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment
Koji Kotani, T. Shibata, Makoto Imai, T. Ohmi · 2002
Using a multiple-input high-functionality transistor neuron MOSFET (/spl nu/MOS), demonstrates a dramatic simplification of logic circuit configuration compared to conventional CMOS circuitry. The purpose of this paper is to present a new clocked /spl nu/MOS logic circuit scheme in which a clock-driven switching transistor attached to the floating gate is used not only to initialize the floating-gate charge but also to perform auto-adjusting of its inverting threshold that cancels the fluctuations arising from fabrication.