Low power strategy about correlator array for CDMA baseband processor
Chung-Wei Ku, Fu-Yen Kuo, Chi‐Kuang Chen, Liang‐Gee Chen · 2003
This paper discusses the design, implementation, and performance evaluation of a low powered correlator architecture for multi-code CDMA systems. In CDMA systems, correlators are used to de-spread the received signals and are important blocks for RAKE receivers. We proposed a low powered correlator architecture to de-spread input with several PN sequence concurrently, According to our preliminary simulation results, the suggested architecture can de-spread the input signal with two PN codes simultaneously and save 41% power consumption compared with traditional correlator architecture.