Design of a pipelined hardware architecture for real-time neural network computations
José L. Ayala, Antonio G. Lomeña, Marisa López‐Vallejo, A. Fernandez · 2003
In this paper, we present a digital hardware implementation of a Neural Network server The key characteristics of this solution are on-chip learning algorithm implementation, sophisticated activation function realization, high reconfiguration capability and operation under real time constraints. Experimental results have shown that our system exhibits better response in terms of recall speed, learning speed and reconfiguration capability than other implementations proposed in the literature. Additionally, an in depth analysis of data quantization effects on network convergence has been performed and a set of design rules has been extracted.