A VLSI chip set for a massively parallel architecture
R. Grondalski · 1987
This paper will described two chips fabricated in 2μms CMOS. One chip contains 32 processors, and performs 320 million 4bit operations/s. The other chip a communications router, is capable of a throughput of 160Mbytes/s.