Proceedings : 1995 IEEE International Verilog HDL Conference, March 27-29, 1995, Santa Clara, California

日本電子機械工業会 · IEEE Computer Society Press eBooks · 1995

Technology or compiler technology, language issues, silicon centric RTL, system level design, customizing the simulation environment, legacy and reuse, verification / validation / testbench strategies, and test, timing and tools, are all covered in this text.

Read the paper · More papers on PaperTik