Synthesis Of VHDL Code
Pong P. Chu · 2006
This chapter contains sections titled: Fundamental limitations of EDA software Realization of VHDL operators Realization of VHDL data types VHDL synthesis flow Timing considerations Synthesis guidelines Bibliographic notes