High speed communicator for fault tolerant systems

J. Prizant · 2002

A layered architecture for a communicator was presented which allows four COTS processor boards, each in a standard backplane such as VMEbus or CompactPCI, to be networked together to produce a quad-redundant fault tolerant computer. The communicator features a high-bandwidth data exchange making data reliably congruent across the four channels.

Read the paper · More papers on PaperTik