An illustration of specification modeling with VHDL using a Futurebus+ model
Peter A. Izzo · 2002
This paper outlines a VHDL-based modeling methodology targeted towards the class of bus functional models that are described by a comprehensive specification. It discusses the basic modeling approach of a specific specification model, a Futurebus+ system model. In addition, the behavioral design of a portion of the system model is illustrated.>