Gate Array Implementation of On-line Algorithms for Floating-point Operations
P.K. Tu, M.D. Ercegovac · 2005
We present gate array designs of on-line arithmetic units for radix-2 floating-point addition, multiplication and division operations. Performance and complexity characteristics of the implementations of on-line arithmetic units are discussed and compared with those of the compatible conventional floating-point algorithms implemented in the same technology.