Modeling for synthesis in VHDL
G. Moretti · 2002
VHDL is a rich modeling language supporting a vast range of abstractions. To efficiently use present day synthesis, the modeler must follow a style that differs considerably from the one required by logic simulators. In this tutorial, a guide to the efficient use of available synthesis tools is provided.>