FSM based Checker for Sequential Circuits
Ilya S. Levin, Vladimir Ostrovsky · 2001
This paper presents a method for logic synthesis of Totally Self-checking Checkers for sequential circuits in a form of a Finite State Machine. This approach allows sufficient reduction of both the number of redundant bits of the sequential circuit, and the number of inputs of the checker.