Tree-structure architecture and VLSI implementation for vector quantization algorithms
Chung-Wei Ku, Liang‐Gee Chen, Tzi‐Dar Chiueh, Her-Ming Jong · 2002
A tree-structure based architecture for vector quantization (VQ) is proposed and implemented by VLSI in this paper, The proposed folded-tree architecture is designed by 0.8 /spl mu/m CMOS VLSI technology. The die size is 4.65/spl times/5.21 mm/sup 2/ and estimated clock rate is about 34 MHz, which satisfies most real-time applications. Since it is basically a mean squared error computation circuit, various kinds of VQ algorithms can apply on the proposed architecture.>