The VLSI design of a single chip Reed-Solomon encoder
T. K. Truong, L. J. Deutsch, I.S. Reed · NASA Technical Reports Server (NASA) · 1982
A design for a single chip implementation of a Reed-Solomon encoder is presented. The architecture that leads to this single VLSI chip design makes use of a bit serial finite field multiplication algorithm.