A Fine-Grained Analysis of the Performance and Power Benefits of Compiler Optimizations for Embedded Devices.
Jason W. A. Selby, Mark W. Giesbrecht · 2006
In this study we examine the performance and power benefits resulting from many traditional and aggressive compiler optimizations. Examples of early and loop optimizations were translated from classic compiler textbooks into PowerPC assembly and executed in the Dynamic Super-Scalar Wattch simulation environment. Each optimization was applied in an isolated manner which resulted in an overall average improvement in performance of 4.8 % and a 6.2 % decrease in power consumption for the early optimizations. The loop optimizations yielded greater performance and power improvements with an average speed-up of 17.0% and a 15.3 % reduction in power consumption. The decrease in power consumption of the early optimizations was found to correspond closely to the execution time. In contrast, the improvements from the loop optimizations were found to correspond to the number of instructions committed. The average decrease in the number of instructions committed was found to be 6.2 % and 14.1 % for the early and loop optimizations, respectively. The results of this study should aid a compiler writer in selecting which optimizations should be applied at an early optimization phase inside of an adaptive dynamic optimizer if power consumption is of importance. 1.