A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (turbo-) CODEC
Bruno Bougard, Alexandre Giulietti, Veerle Derudder, Jan-Willem Weijers, Steven Dupont, Lieven Hollevoet, Francky Catthoor, Liesbet Van der Perre, Hillarie Man, Rudy Lauwereins · 2003
A 6 to 75.6Mb/s turbo CODEC with block size from 32 to 432, code rate from 1/3 to 3/4, 5.35/spl mu/s/block decoding latency and up to 8.25dB coding gain is described. This IC is fabricated in a 0.18/spl mu/m process and has a core area of 7.16mm/sup 2/. Energy-optimized architecture reduces the energy per bit to 8.7nJ and is almost constant over the throughput range.