The NEC SX-3 supercomputer system
Takayuki Watanabe · 2002
The architecture of the NEC SX-3 supercomputer system is introduced. The system configuration, featuring a multiprocessor, is described, and the instruction functions and internal hardware structure, including multiple vector pipelines and a scalar unit with cache, are introduced. Performance results are shown.>