Fully parametrable downsampler generator

Lírida Naviner, J.-F. Naviner, M. Alves de Barrosp · 2005

This paper deals with customized implementation of downsampling processors. We present an all-programmable generator of downsamplers to synthetise efficient decimator filters for many applications. This tool, written in VHDL language, is able to create cascade of generic FIR/CIC filters and helps fast exploration/evaluation of different hardware solutions for a given problem.

Read the paper · More papers on PaperTik