Functional test pattern generation for integrated circuits
Ramin Khorram · International Test Conference · 1984
This paper introduces a new method of generating test patterns for sequential VLSI Circuits. In contrast to traditional methods, all required information is derived from a high level functional specification written in a procedural computer hardware description language. A prototype ATPG system has been implemented and tested on a small model. The results have been very encouraging.